Multi-Tier Data Access & Hierarchical Memory Optimization
نویسندگان
چکیده
Building robust and reliable storage systems and memory hierarchies is very important in modern computing environment because hierarchical memory architecture is present almost everywhere. This hierarchy is not limited to attached devices, but it expands to middle-tiers, web caches, and network and internet storage. So optimizing access of the data stored along all these hierarchical levels is very challenging. In this paper we study different performance metrics of the hierarchical memory in order to optimize the cost, access time, and reliability of hierarchical data access. We first present formulas for calculating the probability of exceeding a threshold access time when using hierarchical memory architecture, then we study the behavior of the different performance measures as we vary the number, size and cost of the intermediate memory levels and we come to conclusions that can help the designer build an optimal storage hierarchy.
منابع مشابه
Algorithms for Optimization of Processor and Memory Affinity for Remote Core Locking Synchronization in Multithreaded Applications
This paper proposes algorithms for optimization of the Remote Core Locking (RCL) synchronization method in multithreaded programs. We propose an algorithm for the initialization of RCL-locks and an algorithm for thread affinity optimization. The algorithms consider the structures of hierarchical computer systems and non-uniform memory access (NUMA) in order to minimize the execution time of mul...
متن کاملTowards an Efficient Flash-Based Mid-Tier Cache
Due to high access performance and price-per-byte considerations, flash memory has been recommended for use as a mid-tier cache in a multi-tier storage system. However, previous studies related to flashbased mid-tier caching only considered the indirect use of flash memory via a flash translation layer, which causes expensive flash-based cache maintenance. This paper identifies the weaknesses o...
متن کاملShort-Stack: Pushing Back the Pin Bandwidth Wall with FinFET-based eDRAM In-Package Last Level Cache
The slow growth of the number of pins per package coupled with increasing device densities is leading to decreasing off-chip memory bandwidth per core which in turn leads to reductions in system level performance. In this work we present a 2-tier stacked IC structure, referred to as the Short-Stack, to push back this pin bandwidth wall. The Short-Stack consists of a processor die of multiple co...
متن کاملMoKa: A System for Modeling and Capacity Planning of Multi-Tier Systems
Although cluster-based multi-tier data centers provide a means for supporting scalable web applications, their ad-hoc configuration poses significant challenges to the performance and economical costs of multi-tier applications. This paper presents the design and implementation of MoKaa utilityaware framework for modeling multi-tier data centers and planning their capacity and optimal configura...
متن کاملNetwork Configuration for Two-Tier Macro-Femto Systems With Hybrid Access
In this paper, we study uplink network configuration in a two-tier macro-femto heterogeneous system with hybrid access control. We consider a system where one macro base station and a cluster of adjacent femto base stations together serve a number of mobile users. In this system, base stations and users make decisions in various network configuration processes with different optimization object...
متن کامل